BDDs and transistor networks with minimum pull-up/pull-down chains
نویسندگان
چکیده
In this paper we describe a new BDD-based method to generate cell level networks with minimum length pull-up and pull-down chains. The use of disjoint NMOS and PMOS planes allows simplifications through unateness and nodes duplication leading to faster networks that respect the Lower Bound of serial switches in a transistor network (LB) [1]. A set of tricks to build networks from BDDs is also presented, and a total of seven different strategies are implemented and evaluated. The experimental results show the impact and the feasibility of this new methodology in terms of area and delay.
منابع مشابه
A CMOS Buffer Without Short-Circuit Power Consumption
A new CMOS buffer without short-circuit power consumption is proposed. The gatedriving signal of the output pull-up (pull-down) transistor is fed back to the output pull-down (pull-up) transistor to get tri-state output momentarily, eliminating the short-circuit power consumption. The HSPICE simulation results verified the operation of the proposed buffer and showed the power-delay product is a...
متن کاملDesign & Optimization of Finfet Based Schmitt Trigger Using Leakage Reduction Techniques
In this proposed work we are applying valuable power gating schemes to FinFET based Schmitt trigger to enhance its performance by reducing the leakage current in standby mode (off-state mode). The power gating schemes like Sleep Transistor approach and Multi-Threshold CMOS (MTCMOS) and Double-Threshold CMOS (DTCMOS) have been analysed and simulated which shows the tremendous reduction in the le...
متن کاملA CMOS Buffer without Short Circuit Power Consumption for Low Power Application
A new CMOS buffer without short-circuit power consumption is proposed. In this work, the gate-driving signal of the output pull-up (pull-down) transistor is fed back to the output pull-down (pull-up) transistor to get tri-state output momentarily, eliminating the short-circuit power consumption. The TSPICE simulations are used to verify the operation of the buffer. It is observed that the power...
متن کاملCMOS Implementation of Threshold Gates with Hysteresis
NULL Convention Logic (NCL) is one of the mainstream asynchronous logic design paradigms. NCL circuits use threshold gates with hysteresis. In this chapter, the transistor-level CMOS design of NCL gates is investigated, and various gate styles are introduced and compared to each other. In addition, a novel approach to design static NCL gates is introduced. The new approach is based on integrati...
متن کاملA low - noise TTL - corn pati ble
Low-noise lTL-compatible off-chip driver (OCD) circuits are very important, especially for low-power electronics, but scaled-down CMOS technology requires a lower operating voltage of 3.3 V, while most applications require 5 V. The dual power-supply requirement makes the design of OCD challenging, first because pull-up devices, especially p-MOS devices, must be able to handle an off-chip voltag...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2006